



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/960,654	09/24/2001	Koji Motoyama	914-138	5562
23117	7590	08/30/2005	EXAMINER	
NIXON & VANDERHYE, PC			ENG, GEORGE	
901 NORTH GLEBE ROAD, 11TH FLOOR				
ARLINGTON, VA 22203			ART UNIT	PAPER NUMBER
			2643	

DATE MAILED: 08/30/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/960,654	MOTOYAMA, KOJI	
	Examiner George Eng	Art Unit 2643	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 14 July 2005.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1 and 4-6 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1 and 4-6 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 7/14/2005 has been entered.

Response to Amendment

2. This Office action is in response to the amendment filed 7/14/2005. Accordingly, claims 2-3 are canceled and claims 1 and 4-6 are pending for examination.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1 and 4-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant admitted prior art in the specification and Tanaka et al. (JP 01160186A hereinafter Tanaka) and Sasaki (US PAT. 4,504,798).

Regarding claim 1, Applicant admitted prior art in the specification discloses a low noise down-converter for satellite broadcast receiving comprising a mixer converting a received high frequency signal into an intermediate-frequency signal (page 1, lines 10-15), the mixer including a transistor (50, figure 9) for performing frequency conversion, a PNP bipolar transistor (Tr1, figure 9) having an emitter connected to a drain of said transistor and a collector connected to a gate of said transistor (page 1, lines 26-30). Applicant's admitted prior art in the specification differs from the claimed invention in not specifically teaching a temperature characteristic compensating circuit including an NPN bipolar transistor having a conductive terminal connected to a base of the PNP bipolar transistor and the PNP and NPN bipolar transistors are packaged into a dual transistor. However, Tanaka teaches a video output switch circuit having the combination of NPN type transistor (Q1, figure 1) having a conductive terminal connected to the base of PNP type transistor (Q2, figure 1), which the PNP and the NPN transistors are packaged into a dual transistor in order to stabilize DC recovery level (abstract). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify Applicant admitted prior art in having the temperature characteristic compensating circuit including an NPN bipolar transistor having a conductive terminal connected to a base of the PNP bipolar transistor and the PNP and NPN bipolar transistors are packaged into a dual transistor, as per teaching of Tanaka, because it makes the DC recovery level being supplied stably. Although the combination of the applicant admitted prior art and Tanaka does not specifically teaches the temperature characteristic compensation for canceling the temperature characteristic of the PNP bipolar transistor to keep a collector current of the PNP bipolar transistor constant, it is old and notoriously well known in the art of a transistor circuit

having NPN transistor and PNP transistor canceling each other's temperature inclination, thereby keeping the collector current of the transistor substantially constant against temperature so that the transistor circuit is capable of reducing power consumption and of suppressing the variation of the amplification characteristic owing to temperature change, for example see Sasaki (col. 1 lines 41-62 and col. 2 line 11-58). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the combination of the applicant admitted prior art and Tanaka in having the temperature characteristic compensation for canceling the temperature characteristic of the PNP bipolar transistor to keep a collector current of the PNP bipolar transistor constant, as per teaching of Sasaki, because it reduces power consumption and suppresses the variation of the amplification characteristic owing to temperature change.

Regarding claim 4, Applicant admitted prior art in the specification discloses a mixer (page 1, lines 10-15) comprising a transistor (50, figure 9) for performing frequency conversion, a PNP bipolar transistor (Tr1, figure 9) having an emitter connected to a drain of said transistor and a collector connected to a gate of said transistor (page 1, lines 26-30). Applicant's admitted prior art in the specification differs from the claimed invention in not specifically teaching a temperature characteristic compensating circuit including an NPN bipolar transistor having a conductive terminal connected to the base of the PNP bipolar transistor and the PNP and NPN bipolar transistors are packaged into a dual transistor. However, Tanaka teaches a video output switch circuit having the combination of NPN type transistor (Q1, figure 1) having a conductive terminal connected to the base of PNP type transistor (Q2, figure 1), which the PNP and the NPN transistors are packaged into a dual transistor in order to stabilize DC recovery level (abstract).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify Applicant admitted prior art in having the temperature characteristic compensating circuit including an NPN bipolar transistor having a conductive terminal connected to a base of the PNP bipolar transistor and the PNP and NPN bipolar transistors are packaged into a dual transistor, as per teaching of Tanaka, because it makes the DC recovery level being supplied stably. Although the combination of the applicant admitted prior art and Tanaka does not specifically teaches the temperature characteristic compensation for canceling the temperature characteristic of the PNP bipolar transistor to keep a collector current of the PNP bipolar transistor constant, it is old and notoriously well known in the art of a transistor circuit having NPN transistor and PNP transistor canceling each other's temperature inclination, thereby keeping the collector current of the transistor substantially constant against temperature so that the transistor circuit is capable of reducing power consumption and of suppressing the variation of the amplification characteristic owing to temperature change, for example see Sasaki (col. 1 lines 41-62 and col. 2 line 11-58). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the combination of the applicant admitted prior art and Tanaka in having the temperature characteristic compensation for canceling the temperature characteristic of the PNP bipolar transistor to keep a collector current of the PNP bipolar transistor constant, as per teaching of Sasaki, because it reduces power consumption and suppresses the variation of the amplification characteristic owing to temperature change.

Regarding claims 5-6, Sasaki teaches the transistor circuit being configured to lessen a variation of the collector current of the transistor in accordance with the temperature

characteristic by adjusting a voltage applied to the base of the transistor according to the ambient temperature (col. 2 lines 45-58).

Response to Arguments

5. Applicant's arguments with respect to claims 1 and 4-6 have been considered but are moot in view of the new ground(s) of rejection.


Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Jose et al. (US PAT. 4,523,105) discloses a rectifier circuit to provide a current gain greater than unity to compensate for the relative low beta of PNP transistor to that of NPN transistor (abstract).

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to George Eng whose telephone number is 703-308-9555. The examiner can normally be reached on Tue-Fri 7:30 AM-6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Curtis A. Kuntz can be reached on 703-305-4708. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



George Eng
Primary Examiner
Art Unit 2643